Publications (most important in recent years, see DBLP, Academic, Scholar in Team pages)

Export 4 results:

Filters: Author is Juan C. Moure [Clear All Filters]

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

A

J. Corredor, Moure, J. C., Rexachs, D., Franco, D., and Luque, E., “Active learning processes to study memory hierarchy on Multicore systems”, Procedia CS, vol. 1, pp. 921-930, 2010.

H

D. Lugones, Franco, D., Rexachs, D., Moure, J. C., Luque, E., Argollo, E., Falcón, A., Ortega, D., and Faraboschi, P., “High-speed network modeling for full system simulation”, in IISWC, 2009, pp. 24-33.

S

J. Corredor, Moure, J. C., Rexachs, D., Franco, D., and Luque, E., “Selecting a Suitable Multicore System for Shared-memory Parallel Applications”, in PDPTA, 2010, pp. 228-234.

J. Corredor, Moure, J. C., Rexachs, D., Franco, D., and Luque, E., “Selecting a Suitable Multicore System for Shared-memory Parallel Applications”, in PDPTA, 2010, pp. 228-234.

Campus d'excel·lència internacional U A B